

# www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.



# **SCM2114AL** 1024 x 4 Static CMOS RAM

12 🛔 I/O3

11 🛡 I/OA

10 🛔 WE

#### Preliminary

#### Features

- Fast Access Time Selection: 100ns/120ns/150ns/200ns
- Direct Replacement for NMOS 2114 RAMs
- 883 Qualified Version: 883/2114ALM
- Three-State Outputs
- True TTL Compatibility
- Single 5V ± 10% Supply
- Fully Static Asychronous Operation
- Three-State Outputs
- Common Data I/O Bus

### Description

The SCM2114AL is a static silicon-gate CMOS RAM, a direct replacement for the NMOS 2114 4K RAM. The device is fully static and requires no clocks.

The Common Data lines (I/O) allow for simple interfacing with most microprocessors. A Chip Select input ( $\overline{CS}$ ) is provided for memory expansion. The I/O lines are in a high impedance state when the chip is not selected ( $\overline{CS} = 1$ ). The Write Enable ( $\overline{WE}$ ) is used to select either the read ( $\overline{WE} = 1$ ) or write ( $\overline{WE} = 0$ ) mode.

The SCM2114AL is fully socket and spec compatible with NMOS 2114 RAMS. For applications where CS and address access timing can be coincident, even lower power can be achieved using the SCM21C14 which features a standby current of 50µA max.

The SCM2114AL is available in industry standard 18 pin packages. The different versions of the SCM2114AL are outlined below.

## **Operating Characteristics Summary**

Туре	Access Time t <sub>A</sub> (max.)	Operating Current I <sub>CC</sub> (max.)		
SCM2114AL-1	100ns	40mA		
SCM2114AL-2	120ns	40mA		
SCM2114AL-3	150ns	40mA		
SCM2114AL-4	200ns	40mA		
SCM2114ALM	200ns	50mA		
883/2114ALM	200ns	50mA		

		,	
A. 1	1.	18	Vcc
A <sub>5</sub> (	2	17	A7
A4 (	3	16	A8
A <sub>3</sub>	4	15	A9
Ao i	5	14	1/01
A1 1	6	13	1/02

9


A<sub>2</sub> 7

<u>ČŠ</u> 8

GND

### **Block Diagram**

**Pin Configuration** 





### **Absolute Maximum Limits**

DC Supply Voltage (V <sub>CC</sub> ):	-0.5 to +6.0V
Storage Temperature (T <sub>S</sub> )	:
Input Voltage (V <sub>IN</sub> ):	$(V_{SS}-0.3V) \leq V_{IN} \leq (V_{CC} + 0.3V)$

# **Pin Description**

A <sub>0.9</sub>	Address Inputs
CS	Chip Select
WE	Write Enable
I/O <sub>1-4</sub>	Data In/Out

# **Recommended Operating Conditions**

Parameter	Limits				
DC Supply Voltage ( $V_{CC}$ ) Operating Temperature ( $T_A$ )	5V 😐 10%				
2114AL-1/-2/-3/-4 2114ALM	0° to  + 70°C − 55° to  +125°C				

#### **Truth Table**

1

CS	WE	I/O <sub>1-4</sub>	Mode		
1	x	High Z	Not Selected		
0	1	Outputs	Read		
0	0	Inputs	Write		

### **D. C. Characteristics** ( $V_{CC} = 5V \pm 10\%$ )

Symbol	Parameter	Min.	Typ.(1)	Max.	Units	Test Conditions
۱ <sub>u</sub>	Input Current			1.0	Αμ	
ILO	Output Leakage Current			1.0	Αų	
VIL	Input Low Voltage	•		0.8	v	
VIH	Input High Voltage	2.0			l v	
VOL	Output Low Voltage			0.4	V	$I_{OL} = 3.2 \text{mA}$
VOH	Output High Voltage	2.4			V V	$l_{OH} = -1.0 m A$
lcc	Operating Current 2114AL		25	40	mA	$V_{1H}/V_{1L} = 2.0/0.8V$
lcc	Operating Current 2114ALM		25	50	mA	$V_{1H}/V_{1L} = 2.0/0.8V$


:

# A. C. Characteristics<sup>(2)</sup> ( $V_{CC} = 5V \pm 10\%$ )


Symbol	Parameter	2114 Min.	4AL-1 Max.	2114 Min.	IAL·2 Max.	2114 Min.	AL-3 Max.	2114/ Min.	Max.	Units
Read Cyc	le		<u>,</u>							
tac	Read Cycle	100		120		150		200	-	ns
tA	Access from Address		10 <b>0</b>		120		150		200	ns
t <sub>co</sub>	Chip Select to Output Valid		50		70		70		70	ns
t <sub>CX</sub>	Chip Select to Output Active	5		5		5		5		ns
torp	Chip Select to Output Float		30		35		40		50	ns
tOHA	Output Hold from Address									
	Change	5		5		5		5		ns
Write Cyc	;ie									
twc	Write Cycle	100		120		150		200		ns
tw	Write Pulse Width	50	<b></b> .	70		90		120		ns
tow	Data Setup	50		70		90		120		ns
toH	Data Hold	0		0		0		0		ns
torw	Write to Output Float		30		35		40		50	ns
twn	Write Recovery	0		0		0		0		ns

2114AL

# Read Cycle <sup>(3)</sup>



# Write Cycle



<u> </u>	
$1. T_A = 25 C; V_{CC} = 5.0 V$	
2. A.C. TEST CONDITION	S
Input Pulse Levels:	0.8 to 2.4V
Input Rise/Fall Times:	≤ 10ns
Time Measurement	
Reference Level:	1.5V
Output Load:	1 TTL Load and $C_1 = 100 \text{ pF}$

 WE is high for a read cycle.
t<sub>W</sub> is measured from the latter of CS or WE going low to the earlier of CS or WE going high. WE must be high during address transitions.