
SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988

•	15-mA Constant-Current Outputs	N PACKAGE
	For Driving Common-Anode LEDs such as TIL302 or TIL303 Without Series Resistors	
•	Universal Logic Capabilities	CLK 2 23 PECI CLR 3 22 MAX
	Ripple Blanking of Extraneous Zeros Latch Outputs Can Drive Logic Processors Simultaneously	RBI 4 21 STRB BI 5 20 QD BI/RBO 6 19 QC
	Decimal Point Driver Is Included	DP []7 18] QB dp []8 17] QA
٠	Synchronous BCD Counter Capability	
•	Cascadable to N-Bits	f ∐10 15∐ a e ∏11 14∐ C
	Look-Ahead-Enable Techniques Minimize Speed Degradation When Cascaded for Large-Word Display	GND [12 13] g

Direct Clear Input

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

This TTL MSI circuit contains the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-count-enable, actually two internal emitters, is rated as one standard Series 54/74 load. The logic outputs, except RBO, have active pull-ups.

The SN74143 driver output is designed specifically to maintain a relatively constant on-level sink current of approximately 15 milliamperes from output "a" through "g" and seven milliamperes from output "dp" over a voltage range from one to five volts. Any number of LED's in series may be driven as long as the output voltage rating is not exceeded.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 280 milliwatts. The SN74143 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988

description (continued)


Functions of the inputs and outputs of these devices are as follows:

FUNCTION	PIN NO.	DESCRIPTION
CLEAR INPUT	3	When low, resets and holds counter at 0. Must be high for normal counting.
CLOCK INPUT	2	Each positive-going transition will increment the counter provided that the circuit is in the normal counting mode (serial and parallel count enable inputs low, clear input high).
PARALLEL COUNT ENABLE INPUT (PCEI)	23	Must be low for normal counting mode. When high, counter will be inhibited. Logic level must not be changed when the clock is low.
SERIAL COUNT ENABLE INPUT (SCEI)	1	Must be low for normal counting mode, also must be low to enable maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not be changed when the clock is low.
MAXIMUM COUNT OUTPUT	22	Will go low when the counter is at 9 and serial count enable input is low. Will return high when the counter changes to 0 and will remain high during counts 1 through 8. Will remain high (inhibited) as long as serial count enable input is high.
LATCH STROBE INPUT	21	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
LATCH OUTPUTS (Q _A , Q _B , Q _C , Q _D)	17, 18, 19, 20	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. The binary weights of the outputs are: $\Omega_A = 1$, $\Omega_B = 2$, $\Omega_C = 4$, $\Omega_D = 8$.
DECIMAL POINT INPUT	7	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
BLANKING INPUT (BI)	5	When high, will blank (turn off) the entire display and force $\overline{\text{RBO}}$ low. Must be low for normal display. May be pulsed to implement intensity control of the display.
RIPPLE-BLANKING INPUT (RBI)	4	When the data in the latches is BCD 0, a low input will blank the entire display and force the RBO low. This input has no effect if the data in the latches is other than 0.
RIPPLE-BLANKING OUTPUT (RBO)	6	Supplies ripple blanking information for the ripple blanking input of the next decade. Provides a low if $\overrightarrow{B1}$ is high, or if $\overrightarrow{RB1}$ is low and the data in the latches in BCD 0; otherwise, this output is high. This pin has a resistive pull-up circuit suitable for performing a wire-AND function with any open-collector output. Whenever this pin is low the entire display will be blanked; therefore, this pin may be used as an active-low blanking input.
LED/LAMP DRIVER OUTPUTS (a, b, c, d, e, f, g, dp)	15, 16, 14, 9 11, 10, 13, 8	Outputs for driving seven-segment LED's or lamps and their decimal points. See segment identification and resultant displays on following page.



SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988


logic diagram (positive logic)





SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)
Input voltage 5.5 V
Off-state current at outputs "a" thru "g" and "dp" 250 μA
Continuous total power dissipation at (or below) 70 °C free-air temperature (see Note 2) 1.4 W
Operating free-air temperature range
Storage temperature range65 °C to 150 °C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
On-state voltage at outputs a thru g and d	p ('143 only)	1		5	V
	0 _A , 0 _B , 0 _C , 0 _D			- 240	
High-level output current, IOH	Maximum count			- 560	μA
	RBO			- 120	
	Ω _A , Ω _B , Ω _C , Ω _D , RBO			4.8	mA
Low-level output current, IOL	Maximum count			11.2	
	High logic level	25			ns
Clock pulse width, tw(clock)	Low logic level	55			115
Clear pulse width, tw(clear)		25			ns
	Serial and parallel carry	30†			ns
Setup time, t _{su}	Clear inactive state	60 [†]			115
Operating free-air temperature, TA		0		70	°C

[†] The arrow indicates that the rising edge of the clock pulse is used for reference.



SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988

	PARAMETER		TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage		$V_{CC} = MIN$, $I_I = -12 \text{ mA}$			- 1.5	V
Vон	High-level output voltage	RBO Q _A , Q _B , Q _C , Q _D Maximum count	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} = MAX$	2.4			v
VOL	Low-level output voltage	Q _{A,} Q _B , Q _C , RBO Maximum count	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OL} = MAX$			0.4	v
VO(off)	Off-state output voltage	Outputs a thru g, dp	$V_{CC} = MAX, I_{OH} = 250 \mu A$	7			V
V _{O(on)}	On-state output voltage	Outputs a thru g, dp	V _{CC} = MIN				V
		Outputs a thru g	$V_{CC} = MIN, V_0 = 1 V$ $V_{CC} = 5 V, V_0 = 2 V$ $V_{CC} = MAX, V_0 = 5 V$	9	15 15 15	22	
IO(on)	On-state output current	Output dp	$V_{CC} = MIN, V_{O} = 1 V$ $V_{CC} = 5 V, V_{O} = 2 V$ $V_{CC} = MAX, V_{O} = 5 V$	4.5	7 7 7	12	mA
l ₁	Input current at maximum input	voltage	$V_{CC} = MAX, V_1 = 5.5 V$			1	mA
	-	Serial carry				40	μA
liΗ		RBO node Other inputs	$V_{CC} = MAX, V_I = 2.4 V$	-0.12	-0.5	20	mA μA
		Serial carry				- 1.6	
կլ	Low-level input current	RBO node	$V_{CC} = MAX, V_I = 0.4 V,$ See Note 3		- 1.5		mA
		Other inputs				-0.8	
los		Q _A , Q _B , Q _C , Q _D Maximum count	V _{CC} = MAX	-9 -15		- 27.5 - 55	mA
lcc	Supply current		V _{CC} = MAX, See Note 4		56	93	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

NOTES: 3. IIL at $\overline{\text{RBO}}$ node is tested with $\overline{\text{BI}}$ grounded and RBI at 4.5 V.

4. I_{CC} is measured after the following conditions are established:


- a) Strobe = RBI = DP = 4.5 V
- b) Parallel count enable = serial count enable = \overline{BI} = GND
- c) Clear () then clock until all outputs are on ()
- d) Outputs "a" through "g" and "dp" at 2.5 V, all other outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
f _{max}				12	18		MHz
tPLH					12	20	ns
tPHL	- Serial look-ahead	Maximum count	$C_{L} = 15 \text{ pF}, R_{L} = 560 \Omega,$		23	35	115
tPLH			See Note 5		26	40	
tPHL	- Clock	Maximum count			29	45	ns
tPLH	– Clock	0 _A , 0 _B , 0 _C , 0 _D	$C_{L} = 15 \text{ pF}, R_{L} = 1.2 \text{ k}\Omega,$		28	45	ns
^t PHL	CIUCK	$\alpha_A, \alpha_B, \alpha_C, \alpha_D$					



SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988





					Z	INPUTS		•						OUTPUTS	UTS				
FUNCTION	CLOCK	CLEAR	LATCH	199 191		DECIMAL	- SERIAL CARRY	PARALLEL CARRY	RBI/RBO	MAXIMUM COUNT OUTPUT	g	LATCH QC QB	H B QA	8	p c LED/L	LED/LAMP DRIVERS c d e f	ERS f g dp	TYPICAL DISPLAY	NOTES
Clear/Ripple Blank		-		-	×	×	×	×	-	н	L	-	ר ר		JFF OFF	OFF OFF OFF OFF OFF OFF	FF OFF OFF	None	А, E
Blank		I	-	×	I	×	×	×		н	ب	-	ר ר	_	JFF OFF	OFF OFF O	OFF OFF OFF OFF OFF OFF OFF OFF	None	A, D, E
Decimal	0	Ŧ		Ŧ		I	-	-	т	Ŧ	-	-		N O	NO NO	ON ON O	ON OFF ON	0	8
	-	т		I			-		т	Ŧ	-	_	Η	OFF	NO NO	OFF OFF O	OFF OFF OFF		8
	2	т		<u>+</u>					I	Ξ	ب ا	1	L H	No	ON OFF	O NO NO	OFF ON OFF	, <u>,</u> ,	8
	m	I		⊥	-		-	-	I	Ŧ	-	Ĵ	I I I I	N	NO NO	ON OFF OFF	FF ON OFF		В
	4	Ŧ		I	-				Ŧ	I	_	- -		955	NO NO	OFF OFF C	ON ON OFF		8
	2	т		I		-			I	т	_	Ŧ	E I	ON OFF	DFF ON	ON OFF C	ON ON OFF		8
	9	Ŧ		T			-	-	Ŧ	т	-	Ŧ	L T	S	OFF ON	ON ON C	ON ON OFF		•
	~	Ŧ		I	<u>ب</u>				Ŧ	Ŧ		Ŧ	н н	N O	NO NO	OFF OFF OFF	FF OFF OFF		B
	8	I		Ŧ			_	-	I	Ŧ	т]_	- -	N O	NO NO	ON ON O	ON ON OFF	0	80
	6	Ŧ		T	-				Ŧ		I	-	± L	z o	NO NO	ON OFF C	ON ON OFF		8
	•	I	د 	I	د	-			I	т			۔ د	NO	NO NO	NO NO	ON OFF OFF	0	B, C
	-	Ŧ	-	T	-			-	т	I	_	_	н	0FF	NO NO	OFF OFF O	OFF OFF OFF OFF OFF		8
	2	Ŧ	- -	I	-	-		<u>ر</u>	I	r	ــــــــــــــــــــــــــــــــــــــ	_	г Н	NO	ON OFF	ON ON OFF	DFF ON OFF	<u>ت</u> ر	8
	ю	I							Ŧ	т	بر	-	н н	NO	ON ON	ON OFF OFF	DEF ON OFF		8
	4	I		I	-		ر 	ر	r	т	٦	r	L L	OFF	NO NO	OFF OFF C	ON ON OFF		8
	2	т	I		-	بر 	-	.	I	T	بـ	r	н	NO	OFF ON	ON OFF C	ON ON OFF		8
Latch	9	Ŧ	I	I	-	_	بر ا	-	т	I	L	I	г	N O	OFF ON	ON OFF C	ON ON OFF	U)	8
Latch	2	T	т	Ŧ	-			بر 	Ŧ	н	ب	I	Ч	N O	OFF ON	ON OFF C	ON ON OFF		8
	ø	т		I	-		ب		т	Ŧ	I	-	ר ר	NO	NO NO	ON ON C	ON ON OFF	<u>(</u>)	8
	6	Ŧ		T	-			-	Ξ		Ŧ	-	L H	NO	NO NO	ON OFF (ON ON OFF		8
Ripple Blank	0	Ŧ			×		بر 	Ŀ	ر ا	т	L	L	ר ר		OFF OFF	OFF OFF OFF OFF OFF OFF	DEF OFF OFF	None	A, 8,
NOTES: A. RBI B. The C. The D. Whe	RB1/RBO is wire-AND logic serving at The blanking input (B1) must be low v The ripple-blanking input (RB1) must When a high logic level is applied di	vire-ANC input (<u>B</u> anking in logic lev	D logic s []) must put (Al /el is ap	erving be low 31) mu	as ripl v wher st be c directl	ple blankir 1 function 1 pen or hig 1 to the b	ng input (i s DECIM/ jh to displ	RBI/RBO is wire-AND logic serving as ripple blanking input (RBI) and/or ripple blanking output (RBO). The blanking input (BI) must be low when functions DECIMAL/O through 20/RIPPLE BLANK are desired. The ripple-blanking input (RBI) must be open or high to display a zero during the decimal O input. When a high logic level is applied directly to the blanking input (BI) all segment outputs are off regardless of any other input	ripple bł h 20/RIP uring the	anking out; PLE BLAN decimal 0 ii t outputs a	N ar (RBO e des). ired. ardle:	is of a	Jy other	input			
E. Whe	condition. When the rip	ple-blank	cing inp	ut (RE	31) and	d outputs	QA throu	condition. When the ripple-blanking input (RBI) and outputs QA through QD are at a low logic level, all segment outputs are off and the	at a low	logic level,	all s	egme	int ou	itputs	are off a	nd the	đp	D	
	ripple-blanking output (nbO/ goes to	ndano 6u		sanfi													SEGMENT IDENTIFICATION	IDENTI	IFICA



SDLS050 - NOVEMBER 1971 - REVIESED MARCH 1988