

**DESCRIPTION**


The 82S184 and 82S185 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S184 and 82S185 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.


Both 82S184 and 82S185 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C specify N82S184/185, I, and for the military temperature range (-55°C to +125°C) specify S82S184/185, I.

**FEATURES**

- Low power dissipation: 50 $\mu$ W/bit typ
- Address access time:  
N82S184/185: 100ns max  
S82S184/185: 150ns max
- Input loading:  
N82S184/185: -100 $\mu$ A max  
S82S184/185: -150 $\mu$ A max
- On-chip address decoding
- Output options:  
82S184: Open collector  
82S185: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible

**I PACKAGE\***

\*I = Cerdip

**BLOCK DIAGRAM**

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V <sub>CC</sub> Supply voltage	+7	V <sub>dc</sub>
V <sub>IN</sub> Input voltage	+5.5	V <sub>dc</sub>
V <sub>OH</sub> Output voltage		V <sub>dc</sub>
V <sub>OH</sub> High (82S184)	+5.5	
V <sub>O</sub> Off-state (82S185)	+5.5	
T <sub>A</sub> Temperature range		°C
T <sub>A</sub> Operating		
N82S184/185	0 to +75	
S82S184/185	-55 to +125	
T <sub>STG</sub> Storage	-65 to +150	

## DC ELECTRICAL CHARACTERISTICS

N82S184/185: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25VS82S184/185: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER		TEST CONDITIONS <sup>1,3</sup>	N82S184/185			S82S184/185			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>IL</sub>	Input voltage <sup>1</sup> Low	I <sub>IN</sub> = -18mA	2.0	-0.8	.85	2.0	-0.8	-1.2	V
V <sub>IH</sub>	High								
V <sub>IC</sub>	Clamp								
V <sub>OL</sub>	Output voltage <sup>1</sup> Low	I <sub>OUT</sub> = 16mA	2.4		0.45	2.4		0.5	V
V <sub>OH</sub>	High (82S185)	$\overline{\text{CE}}$ = Low, I <sub>OUT</sub> = -2mA, High stored							
I <sub>IL</sub>	Input current Low	V <sub>IN</sub> = 0.45V			-100			-150	μA
I <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V			40			50	
I <sub>OLK</sub>	Output current Leakage (82S184)	$\overline{\text{CE}}$ = High, V <sub>OUT</sub> = 5.5V	-20		40	-15		60	μA
I <sub>O</sub> (OFF)	Hi-Z state (82S185)	$\overline{\text{CE}}$ = High, V <sub>OUT</sub> = 0.5V			-40			-60	
I <sub>OS</sub>	Short circuit (82S185) <sup>4</sup>	$\overline{\text{CE}}$ = High, V <sub>OUT</sub> = 5.5V			40			60	
		V <sub>OUT</sub> = 0V			-70			-85	
I <sub>CC</sub>	V <sub>CC</sub> supply current			80	120		80	130	mA
C <sub>IN</sub>	Capacitance Input	V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V		5			5		pF
C <sub>OUT</sub>	Output	V <sub>OUT</sub> = 2.0V							

## AC ELECTRICAL CHARACTERISTICS


R<sub>1</sub> = 270Ω, R<sub>2</sub> = 600Ω, C<sub>L</sub> = 30pFN82S184/185: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25VS82S184/185: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TO	FROM	N82S184/185			S82S184/185			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
T <sub>AA</sub> <sup>5</sup> Access time	Output	Address		70	100		70	125	ns
T <sub>CE</sub>									
T <sub>CD</sub> Disable time	Output	Chip enable		30	40		30	60	ns


## NOTES

- All voltage values are with respect to network ground terminal.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Positive current is defined as into the terminal referenced.
- Duration of the short circuit should not exceed 1 second.
- Tested at an address cycle time of 1μsec.

## TEST LOAD CIRCUIT



## VOLTAGE WAVEFORM

PROGRAMMING SYSTEM SPECIFICATIONS<sup>4</sup> (Testing of these limits may cause programming of device.)  $T_A = +25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{CCP}$ Power supply voltage To program <sup>1</sup>	$I_{CCP} = 425 \pm 75\text{mA}$ , Transient or steady state	8.5		9.0	V
$V_{CCVH}$ Verify limit Upper		5.3		5.7	V
$V_{CCVL}$ Lower		4.3		4.7	V
$V_S$ Verify threshold <sup>2</sup>		1.4		1.6	V
$I_{CCP}$ Programming supply current	$V_{CCP} = +8.75 \pm .25\text{V}$	350		500	mA
$V_{IH}$ Input voltage High		2.4		5.5	V
$V_{IL}$ Low		0		0.8	V
$I_{IH}$ Input current High	$V_{IH} = +5.5\text{V}$			50	$\mu\text{A}$
$I_{IL}$ Low	$V_{IL} = +0.4\text{V}$			-500	$\mu\text{A}$
$V_{OPF}$ Forced Output Voltage <sup>3</sup> (program)	$I_{OPF} = 200 \pm 20\text{mA}$ , Transient or steady state	16.0		18.0	V
$I_{OPF}$ Forced Output Current (program)	$V_{OPF} = +17 \pm 1\text{V}$	180		220	mA
$T_R$ Output pulse rise time		10			$\mu\text{s}$
$t_p$ $\overline{\text{CE}}$ programming pulse width		100		125	$\mu\text{s}$
$t_d$ Pulse sequence delay		5			$\mu\text{s}$
$t_v$ $\overline{\text{CE}}$ verify pulse width		1			$\mu\text{s}$
$T_{PVA}$ Address program-verify cycle				1	ms
$T_{PVM}$ Memory program-verify time (continuous)				20	sec
$FL$ Fusing attempts per link				1	cycle

**PROGRAMMING NOTES**

1. Bypass  $V_{CC}$  to GND with a  $0.01\mu\text{F}$  capacitor to reduce voltage spikes.
2.  $V_S$  is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of  $2\text{V}/\mu\text{s}$ , and  $10\mu\text{s}$  maximum recovery.
4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

**PROGRAMMING PROCEDURE**

1. Terminate all device outputs with a  $10\text{k}\Omega$  resistor to  $V_{CC}$ . Apply  $\overline{\text{CE}} = \text{High}$ .
2. Select the Address to be programmed, and raise  $V_{CC}$  to  $V_{CCP}$ .
3. After  $t_D$  delay, apply  $V_{OPF}$  to the output to be programmed. Program one output at the time
4. After  $t_D$  delay, pulse the  $\overline{\text{CE}}$  input to logic low for a time  $t_p$ .
5. After  $t_D$  delay, remove  $V_{OPF}$  from the programmed output.
6. Repeat steps 3 through 5 to program other bits at the same address.
7. To verify programming of all bits at the same address, after  $t_D$  delay lower  $V_{CC}$  to  $V_{CCVL}$  and apply a logic low level to the
8. After  $t_D$  delay, repeat steps 2 through 7 to program, and verify all other address locations.
9. After  $t_D$  delay raise  $V_{CC}$  to  $V_{CCVH}$  and verify all memory locations by applying a logic low level to  $\overline{\text{CE}}$ , and cycling through all device addresses.

**TYPICAL PROGRAMMING SEQUENCE**