**DESCRIPTION** 


The 82S184 and 82S185 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S184 and 82S185 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.


Both 82S184 and 82S185 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C specify N82S184/185, I, and for the military temperature range (-55°C to +125°C) specify S82S184/185, I.

#### **FEATURES**

- Low power dissipation: 50μW/bit typ
- Address access time:
  - N82S184/185: 100ns max S82S184/185: 150ns max
- Input loading:
  - N82S184/185: -100μA max S82S184/185: -150μA max
- . On-chip address decoding
- · Output options:
  - 82S184: Open collector 82S185: Tri-state
- . No separate fusing pins
- . Unprogrammed outputs are low level
- Fully TTL compatible



### **BLOCK DIAGRAM**



Signetics

## **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT	
Vcc	Supply voltage	+7	Vdc	
VIN	Input voltage	+5.5	Vdc	
	Output voltage		Vdc	
Voh	High (82S184)	+5.5		
Vo	Off-state (82S185)	+5.5	1	
	Temperature range		°C	
TA	Operating			
	N82S184/185	0 to +75	,	
	S82S184/185	-55 to +125	İ	
TSTG	Storage	-65 to +150		

DC ELECTRICAL CHARACTERISTICS N82S184/185:  $0^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +75 $^{\circ}$  C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V S82S184/185:  $-55^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +125 $^{\circ}$  C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V

PARAMETER		TEST CONDITIONS <sup>1,3</sup>		N82S184/185			S82S184/185		
				Min Typ <sup>2</sup>		Min	Typ <sup>2</sup>	Max	רואט
V <sub>IL</sub> V <sub>IH</sub> V <sub>IC</sub>	Input voltage <sup>1</sup> Low High Clamp	I <sub>IN</sub> = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	V
V <sub>OL</sub> V <sub>OH</sub>	Output voltage <sup>1</sup> Low High (82S185)	$\overline{CE}$ = Low, $\overline{I_{OUT}}$ = -2mA, High stored	2.4	7	0.45	2.4		0.5	٧
lıL lıH	Input current Low High	V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V			-100 40			-150 50	μΑ
I <sub>OLK</sub> I <sub>O</sub> (OFF)	Output current Leakage (82S184) Hi-Z state (82S185) Short circuit (82S185) <sup>4</sup>	<u>CE</u> = High, V <sub>OUT</sub> = 5.5V <u>CE</u> = High, V <sub>OUT</sub> = 0.5V <u>CE</u> = High, V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 0V	-20		40 -40 40 -70	-15		60 -60 60 -85	μA μA mA
Icc	Vcc supply current	1001		80	120	-13	80	130	mA
Cin Cout	Capacitance Input Output	V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		5 8	.20		5 8	.50	pF

## AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega, R_2 = 600\Omega, C_L = 30 pF$

N82S184/185:  $0^{\circ}C \le T_{A} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 


 $S82S184/185\colon -55^{\circ}C \leq T_{A} \leq +125^{\circ}C,\ 4.5V \leq V_{CC} \leq 5.5V$ 

PARAMETER	то	FROM	N82S184/185			S82S184/185			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	CIVIT
Access time TAA <sup>5</sup> TCE	Output Output	Address Chip enable		70 30	100 40		70 30	125 60	ns
Disable time	Output	Chip disable		30	40		30	60	ns


- 1. All voltage values are with respect to network ground terminal. 2. All typical values are at VCC = 5V,  $T_A = 25^{\circ}C$ .
- 3. Positive current is defined as into the terminal referenced.
- 4. Duration of the short circuit should not exceed 1 second.
- Tested at an address cycle time of 1μsec.

signetics

### **TEST LOAD CIRCUIT**



## **VOLTAGE WAVEFORM**



# PROGRAMMING SYSTEM SPECIFICATIONS<sup>4</sup> (Testing of these limits may cause programming of device.) T<sub>A</sub> = +25°C

PARAMETER		TEST COMPLETIONS	LIMITS			
		TEST CONDITIONS	Min	Тур	Max	UNIT
VCCP	Power supply voltage To program¹	$I_{CCP} = 425 \pm 75 \text{mA},$ Transient or steady state	8.5		9.0	٧
Vccvh VccvL	Verify limit Upper Lower		5.3 4.3		5.7 4.7	V
Vs ICCP	Verify threshold <sup>2</sup> Programming supply current	V <sub>CCP</sub> = +8.75 ± .25V	1.4 350		1.6 500	V mA
Vih Vil	Input voltage . High Low		2.4		5.5 0.8	٧
lı <del>u</del> lı <u>c</u>	Input current High Low	V <sub>IH</sub> = +5.5V V <sub>IL</sub> = +0.4V			50 -500	μΑ
VOPF	Forced Output Voltage <sup>3</sup> (program)	I <sub>OPF</sub> = 200 ± 20mA, Transient or steady state	16.0		18.0	٧
IOPF	Forced Output Current (program)	$V_{OPF} = +17 \pm 1V$	180		220	mA
TR	Output pulse rise time		10			μS
$t_p$	CE programming pulse width		100		125	μs
t <sub>D</sub>	Pulse sequence delay		5			μs
tv	CE verify pulse width		1			μs
TPVA	Address program-verify cycle				1	ms
T <sub>PVM</sub>	Memory program-verify time (continuous)				20	sec
FL	Fusing attempts per link		1		1	cycle


#### PROGRAMMING NOTES

- Bypass V<sub>CC</sub> to GND with a 0.01 μF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of 2V/µs, and 10µs maximum recovery.
- 4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

### PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a  $10k\Omega$  resistor to V<sub>CC</sub>. Apply  $\overline{CE}$  = High.
- 2. Select the Address to be programmed, and raise VCC to VCCP.
- After to delay, apply V<sub>OPF</sub> to the output to be programmed. Program one output at the time
- 4. After t<sub>D</sub> delay, pulse the  $\overline{CE}$  input to logic low for a time t<sub>p</sub>.
- After t<sub>D</sub> delay, remove V<sub>OPF</sub> from the programmed output.
- 6. Repeat steps 3 through 5 to program other bits at the same address.
- To verify programming of all bits at the same address, after t<sub>D</sub> delay lower V<sub>CC</sub> to V<sub>CCVL</sub> and apply a logic low level to the
- CE input. All programmed outputs should remain in the logic high state.
- After to delay, repeat steps 2 through 7 to program, and verify all other address locations.
- After to delay raise V<sub>CC</sub> to V<sub>CCVH</sub> and verify all memory locations by applying a logic low level to CE, and cycling through all device addresses.

#### TYPICAL PROGRAMMING SEQUENCE



144

signetics